Chapter 4 . Ultralow Temperature Studies of Nanometer Size Semiconductor Devices

نویسنده

  • Marc A. Kastner
چکیده

A variety of novel lithographic techniques have been used' to create quasi-onedimensional (Q1D) inversion layers in Si MOSFETs to study how their conductance depends on carrier density. It is remarkable that, despite the differences in the structure of the devices, the results are qualitatively similar: one observes random, but timeindependent, fluctuations in the conductance G as a function of electron density, which are exponentially large at small G and of order e2/h at large G. The latter are the universal conductance fluctuations2 seen in Q1 D metals as well,3 and the former result from one dimensional variable-range hopping.4 Among the inversion layers studied to date, those with smaller width w generally5 had lower mobility ( y 3000cm2/V-s is typical for w 40 nm). In Phys. Rev. Letters 62:583 (1989), we reported studies of narrower inversion layers ( w 25 nm) with higher y (15000 cm 2/V's) than previously reported that revealed qualitatively new behavior. The variations in G are still exponentially large at small electron density and very small at high density, but the variations are periodic in the density of electrons in the inversion layer, even in the absence of a magnetic field.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Electronics below 10 Nm

This chapter reviews prospects for the development and practical introduction of ultrasmall electron devices, including nanoscale field-effect transistors (FETs) and single-electron transistors (SETs), as well as new concepts for nanometer-scalable memory cells. Physics allows silicon FETs to be scaled down to ∼3 nm gate length, but below ∼10 nm the devices are extremely sensitive to minute (su...

متن کامل

Prospect of Si Semiconductor Devices in Nanometer Era

OVERVIEW: Silicon semiconductor (MOSFET: metal-oxide semiconductor field-effect transistor) dimensions are approaching the nanometer scale. The gate electrode size has already been reduced to 50 nm or less for the most advanced 90-nm technology nodes, and for the 65-nm nodes the size is expected to be 25 nm. A new guideline to replace the scaling rule is needed, and making use of the strain eff...

متن کامل

Chapter 5 . Nanostructures Technology , Research and Applications

The NanoStructures Laboratory (NSL) at MIT develops techniques for fabricating surface structures of integrated circuits (IC) with feature sizes in the range from nanometers to micrometers, and uses these structures in a variety of research projects. The NSL includes facilities for lithography (photo, interferometric, electron beam, ion beam, and x-ray), etching (chemical, plasma and reactive-i...

متن کامل

Nanoscale thermal management - IEEE Potentials

0278-6648/02/$17.00 © 2002 IEEE 11 he transistor counts on the high-end microprocessor is rushing toward the 400-million mark and the feature dimensions are shrinking toward the nanometer scale. As a result, the thermal properties of semiconductor nanostructures are beginning to attract significant attention. Several major factors explain the recent interest to investigate thermal conductivity ...

متن کامل

Optimization of Experimental Parameters and Specimen Geometry for PulsedLaser Atom-Probe Tomography of Copper

Copper (Cu) is a commercially important material used in semiconductor devices and other nanostructured materials. The accurate characterization of nano-scale deposition layers, dopant distributions, and impurity concentrations in Cu is of fundamental importance for the continued development of nanostructured materials. One quantitative compositional analysis technique that has the requisite su...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009